luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add isBit 

Signed-off-by: Ryszard Rozak <rrozak@antmicro.com>
This commit is contained in:
Ryszard Rozak 2026-02-19 12:21:58 +01:00
parent 27897d5ba2
commit 432345601d
2 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/V3AstAttr.h
View File

@ -574,6 +574,9 @@ public:
|| m_e == LONGINT || m_e == SHORTINT || m_e == UINT32 || m_e == UINT64 || m_e == LONGINT || m_e == SHORTINT || m_e == UINT32 || m_e == UINT64
|| m_e == TIME); || m_e == TIME);
} }
bool isBit() const {
return m_e == BIT;
}
bool isBitLogic() const { // Bit/logic vector types; can form a packed array bool isBitLogic() const { // Bit/logic vector types; can form a packed array
return (m_e == LOGIC || m_e == BIT); return (m_e == LOGIC || m_e == BIT);
} }

1
src/V3AstNodeDType.h
View File

@ -459,6 +459,7 @@ public:
return m.m_keyword; return m.m_keyword;
} }
bool isBitLogic() const { return keyword().isBitLogic(); } bool isBitLogic() const { return keyword().isBitLogic(); }
bool isBit() const { return keyword().isBit(); }
bool isCHandle() const VL_MT_STABLE { return keyword().isCHandle(); } bool isCHandle() const VL_MT_STABLE { return keyword().isCHandle(); }
bool isDouble() const VL_MT_STABLE { return keyword().isDouble(); } bool isDouble() const VL_MT_STABLE { return keyword().isDouble(); }
bool isEvent() const VL_MT_STABLE { return keyword() == VBasicDTypeKwd::EVENT; } bool isEvent() const VL_MT_STABLE { return keyword() == VBasicDTypeKwd::EVENT; }