luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Commentary: Changes update

This commit is contained in:
Wilson Snyder 2026-01-01 11:05:21 -05:00
parent 9e466fe5c7
commit 32bc4d371f
2 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Changes
View File

@ -15,6 +15,8 @@ Verilator 5.045 devel
* Remove deprecated `--xml-only`. * Remove deprecated `--xml-only`.
* Remove deprecated `--make cmake`. * Remove deprecated `--make cmake`.
* Fix MULTIDRIVEN with task and default driver (#4045) (#6858). [em2machine]
* Fix dynamic array elements passed to ref argument (#6877). [Ryszard Rozak, Antmicro Ltd.]
Verilator 5.044 2026-01-01 Verilator 5.044 2026-01-01

9
README.rst
View File

@ -67,11 +67,10 @@ executable performs the design simulation. Verilator also supports linking
Verilated generated libraries, optionally encrypted, into other simulators. Verilated generated libraries, optionally encrypted, into other simulators.
Verilator may not be the best choice if you are expecting a full-featured Verilator may not be the best choice if you are expecting a full-featured
replacement for a closed-source Verilog simulator, need SDF annotation, replacement for a closed-source Verilog simulator, need SDF annotation, or
mixed-signal simulation, or are doing a quick class project (we recommend mixed-signal simulation. However, if you are looking for a path to migrate
`Icarus Verilog`_ for classwork). However, if you are looking for a path to SystemVerilog to C++/SystemC, or want high-speed simulation of designs,
migrate SystemVerilog to C++/SystemC, or want high-speed simulation of Verilator is the tool for you.
designs, Verilator is the tool for you.
Performance Performance