luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Tests: Favor use of expect_filename. No functional change.

This commit is contained in:
Wilson Snyder 2020-03-14 17:42:15 -04:00
parent e6c91f59ab
commit 0a755e6ecf
26 changed files with 50 additions and 35 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
test_regress/t/t_assert_synth_full.out Normal file
View File

@ -0,0 +1,3 @@
[40] %Error: t_assert_synth.v:30: Assertion failed in top.t: synthesis full_case, but non-match found
%Error: t/t_assert_synth.v:30: Verilog $stop
Aborting...

3
test_regress/t/t_assert_synth_full.pl
View File

@ -20,8 +20,7 @@ compile(
execute( execute(
check_finished => 0, check_finished => 0,
fails => $Self->{vlt_all}, fails => $Self->{vlt_all},
expect => expect_filename => $Self->{golden_filename},
'%Error: t_assert_synth.v:30: Assertion failed in top.t: synthesis full_case'
); );
ok(1); ok(1);

3
test_regress/t/t_assert_synth_parallel.out Normal file
View File

@ -0,0 +1,3 @@
[40] %Error: t_assert_synth.v:49: Assertion failed in top.t: synthesis parallel_case, but multiple matches found
%Error: t/t_assert_synth.v:49: Verilog $stop
Aborting...

3
test_regress/t/t_assert_synth_parallel.pl
View File

@ -20,8 +20,7 @@ compile(
execute( execute(
check_finished => 0, check_finished => 0,
fails => $Self->{vlt_all}, fails => $Self->{vlt_all},
expect => expect_filename => $Self->{golden_filename},
'%Error: t_assert_synth.v:\d+: Assertion failed in top.t: synthesis parallel_case'
); );
ok(1); ok(1);

3
test_regress/t/t_assert_synth_parallel_vlt.out Normal file
View File

@ -0,0 +1,3 @@
[40] %Error: t_assert_synth.v:54: Assertion failed in top.t: synthesis parallel_case, but multiple matches found
%Error: t/t_assert_synth.v:54: Verilog $stop
Aborting...

3
test_regress/t/t_assert_synth_parallel_vlt.pl
View File

@ -20,8 +20,7 @@ compile(
execute( execute(
check_finished => 0, check_finished => 0,
fails => $Self->{vlt_all}, fails => $Self->{vlt_all},
expect => expect_filename => $Self->{golden_filename},
'%Error: t_assert_synth.v:\d+: Assertion failed in top.t: synthesis parallel_case'
); );
ok(1); ok(1);

5
test_regress/t/t_preproc_inc_bad.out Normal file
View File

@ -0,0 +1,5 @@
%Error: t/t_preproc_inc_inc_bad.vh:10: syntax error, unexpected endmodule, expecting IDENTIFIER
endmodule
^~~~~~~~~
t/t_preproc_inc_bad.v:9: ... note: In file included from t_preproc_inc_bad.v
%Error: Exiting due to

3
test_regress/t/t_preproc_inc_bad.pl
View File

@ -12,8 +12,7 @@ scenarios(vlt => 1);
lint( lint(
fails => 1, fails => 1,
# The .vh file has the error, not the .v file # The .vh file has the error, not the .v file
expect => expect_filename => $Self->{golden_filename},
'%Error: t/t_preproc_inc_inc_bad.vh:10: syntax error, unexpected endmodule, expecting IDENTIFIER'
); );
ok(1); ok(1);

2
test_regress/t/t_sys_readmem_bad_addr.out Normal file
View File

@ -0,0 +1,2 @@
%Error: t/t_sys_readmem_bad_addr.mem:8: $readmem file address beyond bounds of array
Aborting...

3
test_regress/t/t_sys_readmem_bad_addr.pl
View File

@ -14,8 +14,7 @@ compile(
execute( execute(
fails => $Self->{vlt_all}, fails => $Self->{vlt_all},
expect => expect_filename => $Self->{golden_filename},
'%Error: t/t_sys_readmem_bad_addr.mem:\d+: \$readmem file address beyond bounds of array',
); );
ok(1); ok(1);

2
test_regress/t/t_sys_readmem_bad_digit.out Normal file
View File

@ -0,0 +1,2 @@
%Error: t/t_sys_readmem_bad_digit.mem:7: $readmemb (binary) file contains hex characters
Aborting...

3
test_regress/t/t_sys_readmem_bad_digit.pl
View File

@ -14,8 +14,7 @@ compile(
execute( execute(
fails => $Self->{vlt_all}, fails => $Self->{vlt_all},
expect => expect_filename => $Self->{golden_filename},
'%Error: t/t_sys_readmem_bad_digit.mem:\d+: \$readmemb \(binary\) file contains hex characters',
); );
ok(1); ok(1);

2
test_regress/t/t_sys_readmem_bad_end.out Normal file
View File

@ -0,0 +1,2 @@
%Error: t/t_sys_readmem_bad_end.mem:11: $readmem file ended before specified final address (IEEE 2017 21.4)
Aborting...

3
test_regress/t/t_sys_readmem_bad_end.pl
View File

@ -14,8 +14,7 @@ compile(
execute( execute(
fails => $Self->{vlt_all}, fails => $Self->{vlt_all},
expect => expect_filename => $Self->{golden_filename},
'%Error: t/t_sys_readmem_bad_end.mem:\d+: \$readmem file ended before specified final address',
); );
ok(1); ok(1);

2
test_regress/t/t_sys_readmem_bad_notfound.out Normal file
View File

@ -0,0 +1,2 @@
%Error: t/t_sys_readmem_bad_NOTFOUND.mem:0: $readmem file not found
Aborting...

3
test_regress/t/t_sys_readmem_bad_notfound.pl
View File

@ -14,8 +14,7 @@ compile(
execute( execute(
fails => $Self->{vlt_all}, fails => $Self->{vlt_all},
expect => expect_filename => $Self->{golden_filename},
'%Error: t/t_sys_readmem_bad_NOTFOUND.mem:\d+: \$readmem file not found',
); );
ok(1); ok(1);

4
test_regress/t/t_uniqueif_fail1.out Normal file
View File

@ -0,0 +1,4 @@
testing fail 1: 1
[10] %Error: t_uniqueif.v:73: Assertion failed in top.t: 'unique if' statement violated
%Error: t/t_uniqueif.v:73: Verilog $stop
Aborting...

5
test_regress/t/t_uniqueif_fail1.pl
View File

@ -20,10 +20,7 @@ compile(
execute( execute(
fails => $Self->{vlt_all}, fails => $Self->{vlt_all},
expect => expect_filename => $Self->{golden_filename},
'.*%Error: t_uniqueif.v:\d+: Assertion failed in top.t: \'unique if\' statement violated
%Error: t/t_uniqueif.v:\d+: Verilog \$stop
.*',
); );
ok(1); ok(1);

3
test_regress/t/t_uniqueif_fail2.out Normal file
View File

@ -0,0 +1,3 @@
[10] %Error: t_uniqueif.v:81: Assertion failed in top.t: 'unique if' statement violated
%Error: t/t_uniqueif.v:81: Verilog $stop
Aborting...

5
test_regress/t/t_uniqueif_fail2.pl
View File

@ -20,10 +20,7 @@ compile(
execute( execute(
fails => $Self->{vlt_all}, fails => $Self->{vlt_all},
expect => expect_filename => $Self->{golden_filename},
'.*%Error: t_uniqueif.v:\d+: Assertion failed in top.t: \'unique if\' statement violated
%Error: t/t_uniqueif.v:\d+: Verilog \$stop
.*',
); );
ok(1); ok(1);

3
test_regress/t/t_uniqueif_fail3.out Normal file
View File

@ -0,0 +1,3 @@
[10] %Error: t_uniqueif.v:89: Assertion failed in top.t: 'unique if' statement violated
%Error: t/t_uniqueif.v:89: Verilog $stop
Aborting...

5
test_regress/t/t_uniqueif_fail3.pl
View File

@ -20,10 +20,7 @@ compile(
execute( execute(
fails => $Self->{vlt_all}, fails => $Self->{vlt_all},
expect => expect_filename => $Self->{golden_filename},
'.*%Error: t_uniqueif.v:\d+: Assertion failed in top.t: \'unique if\' statement violated
%Error: t/t_uniqueif.v:\d+: Verilog \$stop
.*',
); );
ok(1); ok(1);

3
test_regress/t/t_uniqueif_fail4.out Normal file
View File

@ -0,0 +1,3 @@
[10] %Error: t_uniqueif.v:101: Assertion failed in top.t: 'unique if' statement violated
%Error: t/t_uniqueif.v:101: Verilog $stop
Aborting...

5
test_regress/t/t_uniqueif_fail4.pl
View File

@ -20,10 +20,7 @@ compile(
execute( execute(
fails => $Self->{vlt_all}, fails => $Self->{vlt_all},
expect => expect_filename => $Self->{golden_filename},
'.*%Error: t_uniqueif.v:\d+: Assertion failed in top.t: \'unique if\' statement violated
%Error: t/t_uniqueif.v:\d+: Verilog \$stop
.*',
); );
ok(1); ok(1);

2
test_regress/t/t_var_overwidth_bad.out Normal file
View File

@ -0,0 +1,2 @@
%Error: unknown:0: Testbench C set input 'clk' to value that overflows what the signal's width can fit
Aborting...

4
test_regress/t/t_var_overwidth_bad.pl
View File

@ -16,9 +16,7 @@ compile(
execute( execute(
fails => 1, fails => 1,
expect => expect_filename => $Self->{golden_filename},
qr{%Error: unknown:0: Testbench C set input 'clk' to value that overflows what the signal's width can fit
Aborting....*}
); );
ok(1); ok(1);