verilator/test_regress/t/t_program.v

13 lines
298 B
Systemverilog
Raw Normal View History

2009-11-06 01:09:45 +01:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2009 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
2009-11-06 01:09:45 +01:00
program t;
2026-03-08 23:26:40 +01:00
initial begin
$write("*-* All Finished *-*\n");
$finish;
end
2009-11-06 01:09:45 +01:00
endprogram