verilator/test_regress/t/t_detectarray_3.v

39 lines
755 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Simple test of unoptflat
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2014 Jie Xu
// SPDX-License-Identifier: CC0-1.0
localparam ID_MSB = 1;
2026-03-08 23:26:40 +01:00
module t ( /*AUTOARG*/
// Inputs
clk,
res
);
input clk;
output [8:0][8:0] res;
2026-03-08 23:26:40 +01:00
logic a = 1'b1;
logic [8:0] b[8:0]; // where the error is reported
logic [8:0][8:0] c; // where the error is reported
2026-03-08 23:26:40 +01:00
// following just to make c as circular
assign c[0] = c[0] | a << 1;
assign b[0] = b[0] | a << 2;
2026-03-08 23:26:40 +01:00
assign res[0] = c[0];
assign res[1] = b[0];
2026-03-08 23:26:40 +01:00
always @(posedge clk or negedge clk) begin
2026-03-08 23:26:40 +01:00
if (res != 0) begin
$write("*-* All Finished *-*\n");
$finish;
end
end
endmodule