2026-03-24 20:30:19 +01:00
|
|
|
#!/usr/bin/env python3
|
|
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
|
#
|
|
|
|
|
# This program is free software; you can redistribute it and/or modify it
|
|
|
|
|
# under the terms of either the GNU Lesser General Public License Version 3
|
|
|
|
|
# or the Perl Artistic License Version 2.0.
|
|
|
|
|
# SPDX-FileCopyrightText: 2026 by Wilson Snyder.
|
|
|
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
|
|
|
|
|
|
import vltest_bootstrap
|
2026-03-24 22:35:49 +01:00
|
|
|
import trace_dumpvars_common
|
2026-03-24 20:30:19 +01:00
|
|
|
|
|
|
|
|
test.scenarios('vlt')
|
|
|
|
|
|
2026-03-24 22:35:49 +01:00
|
|
|
trace_dumpvars_common.run(test)
|
