2023-08-25 11:24:12 +02:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2023 by Antmicro Ltd.
// SPDX-License-Identifier: CC0-1.0
`define stop $stop
2024-02-09 00:39:13 +01:00
`define checkh(gotv,expv) do if ((gotv) !== (expv)) begin $write("%%Error: %s:%0d: got='h%x exp='h%x\n", `__FILE__,`__LINE__, (gotv), (expv)); `stop; end while(0);
2024-07-20 12:51:50 +02:00
`define checkp(gotv,expv_s) do begin string gotv_s; gotv_s = $sformatf("%p", gotv); if ((gotv_s) !== (expv_s)) begin $write("%%Error: %s:%0d: got='%s' exp='%s'\n", `__FILE__,`__LINE__, (gotv_s), (expv_s)); `stop; end end while(0);
2023-08-25 11:24:12 +02:00
2023-09-12 17:06:12 +02:00
typedef enum bit [ 5 : 0 ] {
A = 6 'b111000 ,
B = 6 , b111111
} enum_t ;
2023-08-25 11:24:12 +02:00
module t ( /*AUTOARG*/ ) ;
initial begin
bit arr [ ] ;
bit [ 1 : 0 ] arr2 [ $ ] ;
bit [ 5 : 0 ] arr6 [ $ ] ;
bit [ 5 : 0 ] bit6 = 6 'b111000 ;
2023-09-06 15:25:48 +02:00
bit [ 5 : 0 ] ans ;
2024-08-06 14:48:46 +02:00
bit [ 3 : 0 ] arr4 [ ] = ' { 25 { 4 'b1000 } } ;
bit [ 7 : 0 ] arr8 [ ] = ' { 8 { 8 'b00110011 } } ;
bit [ 63 : 0 ] arr64 [ ] = ' { 5 { 64 'h0123456789abcdef } } ;
2024-08-06 17:18:16 +02:00
bit [ 159 : 0 ] arr160 [ ] = ' { 2 { 160 'h0123456789abcdef0123456789abcdef01234567 } } ;
2024-08-06 14:48:46 +02:00
bit [ 63 : 0 ] bit64 ;
bit [ 99 : 0 ] bit100 ;
bit [ 319 : 0 ] bit320 ;
2023-09-12 17:06:12 +02:00
enum_t ans_enum ;
2023-08-25 11:24:12 +02:00
{ > > bit { arr } } = bit6 ;
2024-07-20 12:51:50 +02:00
`checkp ( arr , " '{'h0, 'h0, 'h0, 'h1, 'h1, 'h1} " ) ;
2023-08-25 11:24:12 +02:00
2023-09-06 15:25:48 +02:00
ans = { > > bit { arr } } ;
`checkh ( ans , bit6 ) ;
2023-09-12 17:06:12 +02:00
ans_enum = enum_t ' ( { > > bit { arr } } ) ;
`checkh ( ans_enum , bit6 ) ;
2023-08-25 11:24:12 +02:00
{ < < bit { arr } } = bit6 ;
2024-07-20 12:51:50 +02:00
`checkp ( arr , " '{'h1, 'h1, 'h1, 'h0, 'h0, 'h0} " ) ;
2023-08-25 11:24:12 +02:00
2023-09-06 15:25:48 +02:00
ans = { < < bit { arr } } ;
`checkh ( ans , bit6 ) ;
2023-09-12 17:06:12 +02:00
ans_enum = enum_t ' ( { < < bit { arr } } ) ;
`checkh ( ans_enum , bit6 ) ;
2023-08-25 11:24:12 +02:00
{ > > bit [ 1 : 0 ] { arr2 } } = bit6 ;
2024-07-20 12:51:50 +02:00
`checkp ( arr2 , " '{'h0, 'h2, 'h3} " ) ;
2023-08-25 11:24:12 +02:00
2023-09-06 15:25:48 +02:00
ans = { > > bit [ 1 : 0 ] { arr2 } } ;
`checkh ( ans , bit6 ) ;
2023-09-12 17:06:12 +02:00
ans_enum = enum_t ' ( { > > bit [ 1 : 0 ] { arr2 } } ) ;
`checkh ( ans_enum , bit6 ) ;
2023-08-25 11:24:12 +02:00
{ < < bit [ 1 : 0 ] { arr2 } } = bit6 ;
2024-07-20 12:51:50 +02:00
`checkp ( arr2 , " '{'h3, 'h2, 'h0} " ) ;
2023-08-25 11:24:12 +02:00
2023-09-06 15:25:48 +02:00
ans = { < < bit [ 1 : 0 ] { arr2 } } ;
`checkh ( ans , bit6 ) ;
2023-09-12 17:06:12 +02:00
ans_enum = enum_t ' ( { < < bit [ 1 : 0 ] { arr2 } } ) ;
`checkh ( ans_enum , bit6 ) ;
2023-08-25 11:24:12 +02:00
{ > > bit [ 5 : 0 ] { arr6 } } = bit6 ;
2024-07-20 12:51:50 +02:00
`checkp ( arr6 , " '{'h38} " ) ;
2023-08-25 11:24:12 +02:00
2023-09-06 15:25:48 +02:00
ans = { > > bit [ 5 : 0 ] { arr6 } } ;
`checkh ( ans , bit6 ) ;
2023-09-12 17:06:12 +02:00
ans_enum = enum_t ' ( { > > bit [ 5 : 0 ] { arr6 } } ) ;
`checkh ( ans_enum , bit6 ) ;
2023-08-25 11:24:12 +02:00
{ < < bit [ 5 : 0 ] { arr6 } } = bit6 ;
2024-07-20 12:51:50 +02:00
`checkp ( arr6 , " '{'h38} " ) ;
2023-08-25 11:24:12 +02:00
2023-09-06 15:25:48 +02:00
ans = { < < bit [ 5 : 0 ] { arr6 } } ;
`checkh ( ans , bit6 ) ;
2023-09-12 17:06:12 +02:00
ans_enum = enum_t ' ( { < < bit [ 5 : 0 ] { arr6 } } ) ;
`checkh ( ans_enum , bit6 ) ;
2024-08-06 14:48:46 +02:00
bit64 = { > > bit { arr8 } } ;
`checkh ( bit64 [ 7 : 0 ] , 8 'b00110011 ) ;
bit64 = { < < bit { arr8 } } ;
`checkh ( bit64 [ 7 : 0 ] , 8 'b11001100 ) ;
{ > > bit { arr8 } } = bit64 ;
`checkh ( arr8 [ 0 ] , 8 'b11001100 ) ;
{ < < bit { arr8 } } = bit64 ;
`checkh ( arr8 [ 0 ] , 8 'b00110011 ) ;
bit100 = { > > bit { arr4 } } ;
`checkh ( bit100 [ 3 : 0 ] , 4 'b1000 ) ;
bit100 = { < < bit { arr4 } } ;
`checkh ( bit100 [ 3 : 0 ] , 4 'b0001 ) ;
{ > > bit { arr4 } } = bit100 ;
`checkh ( arr4 [ 0 ] , 4 'b0001 ) ;
{ < < bit { arr4 } } = bit100 ;
`checkh ( arr4 [ 0 ] , 4 'b1000 ) ;
2024-08-06 17:18:16 +02:00
bit320 = { > > byte { arr64 } } ;
`checkh ( bit320 [ 63 : 0 ] , 64 'h0123456789abcdef ) ;
bit320 = { < < byte { arr64 } } ;
`checkh ( bit320 [ 63 : 0 ] , 64 'hefcdab8967452301 ) ;
2024-08-06 14:48:46 +02:00
{ > > byte { arr64 } } = bit320 ;
`checkh ( arr64 [ 0 ] , 64 'hefcdab8967452301 ) ;
{ < < byte { arr64 } } = bit320 ;
`checkh ( arr64 [ 0 ] , 64 'h0123456789abcdef ) ;
2024-08-06 17:18:16 +02:00
{ > > bit { arr64 } } = bit64 ;
`checkh ( arr64 [ 0 ] , 64 'hcccccccccccccccc ) ;
{ < < bit { arr64 } } = bit64 ;
`checkh ( arr64 [ 0 ] , 64 'h3333333333333333 ) ;
bit64 = { > > bit { arr64 } } ;
`checkh ( bit64 , 64 'h3333333333333333 ) ;
bit64 = { < < bit { arr64 } } ;
`checkh ( bit64 , 64 'hcccccccccccccccc ) ;
bit320 = { > > byte { arr160 } } ;
`checkh ( bit320 [ 159 : 0 ] , 160 'h0123456789abcdef0123456789abcdef01234567 ) ;
bit320 = { < < byte { arr160 } } ;
`checkh ( bit320 [ 159 : 0 ] , 160 'h67452301efcdab8967452301efcdab8967452301 ) ;
{ > > byte { arr160 } } = bit320 ;
`checkh ( arr160 [ 0 ] , 160 'h67452301efcdab8967452301efcdab8967452301 ) ;
{ < < byte { arr160 } } = bit320 ;
`checkh ( arr160 [ 0 ] , 160 'h0123456789abcdef0123456789abcdef01234567 ) ;
2023-08-25 11:24:12 +02:00
$write ( " *-* All Finished *-* \n " ) ;
$finish ;
end
endmodule