verilator/test_regress/t/t_struct_anon.v

27 lines
577 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2013 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
// Anonymous
struct packed {
2026-03-10 02:38:29 +01:00
logic [31:0] val1;
logic [31:0] val2;
} struct1;
struct packed {
2026-03-10 02:38:29 +01:00
logic [31:0] val3;
logic [31:0] val4;
} struct2;
module t (
output logic [63:0] s1,
output logic [63:0] s2
);
2026-03-10 02:38:29 +01:00
initial struct1 = 64'h123456789_abcdef0;
always_comb s1 = struct1;
initial struct2 = 64'h123456789_abcdef0;
always_comb s2 = struct2;
endmodule