verilator/test_regress/t/t_std_identifier.v

18 lines
349 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2022 Antmicro Ltd
// SPDX-License-Identifier: CC0-1.0
package foo;
`ifdef TEST_DECLARE_STD
2026-03-10 02:38:29 +01:00
class std;
static int bar;
endclass
`endif
endpackage
module t;
2026-03-10 02:38:29 +01:00
int baz = foo::std::bar;
endmodule