verilator/test_regress/t/t_preproc_preproczero_bad.v

15 lines
301 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2024 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
2026-03-08 23:26:40 +01:00
// verilog_format: off
`begin_keywords "1800-2023"
`define ZERO 0
`ifdef ( ZERO )
// ...
`endif