verilator/test_regress/t/t_param_const_part.v

29 lines
658 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2015 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
module t;
2026-03-10 02:38:29 +01:00
function integer bottom_4bits;
input [7:0] i;
bottom_4bits = 0;
bottom_4bits[3:0] = i[3:0];
endfunction
2026-03-10 02:38:29 +01:00
function integer bottom_2_unknown;
input [7:0] i;
// bottom_4bits = 0; 'x
bottom_2_unknown[1:0] = i[1:0];
endfunction
2026-03-10 02:38:29 +01:00
localparam P = bottom_4bits(8'h13);
localparam BU = bottom_2_unknown(8'h13);
2026-03-10 02:38:29 +01:00
initial begin
if (P != 3) $stop;
$write("*-* All Finished *-*\n");
$finish;
end
endmodule