verilator/test_regress/t/t_lib_prot_delay_bad.v

12 lines
271 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2019 Todd Strader
// SPDX-License-Identifier: CC0-1.0
module secret_impl;
2026-03-10 02:38:29 +01:00
initial begin
#10;
$stop;
end
endmodule