verilator/test_regress/t/t_flag_structs_packed.v

22 lines
446 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2009 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
module x;
2026-03-08 23:26:40 +01:00
typedef struct {int a;} notpacked_t;
2026-03-08 23:26:40 +01:00
typedef struct packed {notpacked_t b;} ispacked_t;
2026-03-08 23:26:40 +01:00
ispacked_t p;
2026-03-08 23:26:40 +01:00
initial begin
p.b = 1;
if (p.b != 1) $stop;
$write("*-* All Finished *-*\n");
$finish;
end
endmodule