2021-12-11 20:55:59 +01:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2021 Adrien Le Masle
|
2021-12-11 20:55:59 +01:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
package pack_a;
|
2026-03-08 23:26:40 +01:00
|
|
|
parameter PARAM_A = 0;
|
2021-12-11 20:55:59 +01:00
|
|
|
endpackage : pack_a
|
|
|
|
|
|
|
|
|
|
//module t;
|
2025-09-13 15:28:43 +02:00
|
|
|
module t;
|
2021-12-11 20:55:59 +01:00
|
|
|
|
2026-03-08 23:26:40 +01:00
|
|
|
parameter PARAM_A = 0;
|
2021-12-11 20:55:59 +01:00
|
|
|
|
2026-03-08 23:26:40 +01:00
|
|
|
initial begin
|
|
|
|
|
$display(PARAM_A);
|
|
|
|
|
if (PARAM_A != 1) $stop;
|
|
|
|
|
$write("*-* All Finished *-*\n");
|
|
|
|
|
$finish;
|
|
|
|
|
end
|
2021-12-11 20:55:59 +01:00
|
|
|
|
|
|
|
|
endmodule
|