verilator/test_regress/t/t_flag_parameter_pkg.v

24 lines
452 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2021 Adrien Le Masle
// SPDX-License-Identifier: CC0-1.0
package pack_a;
2026-03-08 23:26:40 +01:00
parameter PARAM_A = 0;
endpackage : pack_a
//module t;
module t;
2026-03-08 23:26:40 +01:00
parameter PARAM_A = 0;
2026-03-08 23:26:40 +01:00
initial begin
$display(PARAM_A);
if (PARAM_A != 1) $stop;
$write("*-* All Finished *-*\n");
$finish;
end
endmodule