verilator/test_regress/t/t_enum_bad_wrap.v

15 lines
336 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2003 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
module t;
2026-03-08 23:26:40 +01:00
typedef enum [1:0] {
PREWRAP = 2'd3,
WRAPPED
} wrap_t;
endmodule