verilator/test_regress/t/t_enum_bad_hide.v

14 lines
314 B
Systemverilog
Raw Normal View History

2019-06-30 23:38:41 +02:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2003 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
2019-06-30 23:38:41 +02:00
2026-03-08 23:26:40 +01:00
typedef enum {HIDE_VALUE = 0} hide_enum_t;
2019-06-30 23:38:41 +02:00
module t;
2026-03-08 23:26:40 +01:00
typedef enum {HIDE_VALUE = 0} hide_enum_t;
2019-06-30 23:38:41 +02:00
endmodule