verilator/test_regress/t/t_dos.v

19 lines
436 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2003 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
// This file has DOS carrage returns in it!
2026-03-08 23:26:40 +01:00
module t (
input clk
);
2026-03-08 23:26:40 +01:00
always @(posedge clk) begin
$write("*-* All Finished *-*\n");
$finish;
end
endmodule
// This file has DOS carrage returns in it!