verilator/test_regress/t/t_disable_func_bad.v

24 lines
380 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain
// SPDX-FileCopyrightText: 2025 Antmicro
// SPDX-License-Identifier: CC0-1.0
int x = 0;
function int increment_x;
2026-03-08 23:26:40 +01:00
x++;
return x;
endfunction
module t;
2026-03-08 23:26:40 +01:00
initial begin
fork
increment_x();
#1 disable increment_x;
join
end
endmodule