verilator/test_regress/t/t_class_virtual_bad.v

15 lines
315 B
Systemverilog
Raw Normal View History

2020-08-24 02:27:25 +02:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2019 Wilson Snyder
2020-08-24 02:27:25 +02:00
// SPDX-License-Identifier: CC0-1.0
virtual class VBase;
endclass
module t;
2026-03-08 23:26:40 +01:00
initial begin
automatic VBase b = new; // Error
end
2020-08-24 02:27:25 +02:00
endmodule