2024-04-30 04:41:16 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2024 Wilson Snyder
|
2024-04-30 04:41:16 +02:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
class Cls #(parameter PARAMB = 12);
|
|
|
|
|
endclass
|
|
|
|
|
class Cls2 #(parameter PARAMB = 13, parameter PARAMC = 14);
|
|
|
|
|
endclass
|
|
|
|
|
|
2025-09-13 15:28:43 +02:00
|
|
|
module t;
|
2024-04-30 04:41:16 +02:00
|
|
|
|
2026-03-08 23:26:40 +01:00
|
|
|
Cls #(.PARAMBAD(1)) c; // Bad param name
|
|
|
|
|
Cls #(13, 1) cd; // Bad param number
|
|
|
|
|
Cls #(.PARAMB(14),) ce; // Bad superfluous comma
|
|
|
|
|
Cls #(14,) cf; // Bad superfluous comma
|
|
|
|
|
Cls2 #(15,) cg; // Bad superfluous comma
|
|
|
|
|
Cls2 #(.PARAMB(16),) ch; // Bad superfluous comma
|
|
|
|
|
Cls2 #(.PARAMC(17),) ci; // Bad superfluous comma
|
2024-04-30 04:41:16 +02:00
|
|
|
|
|
|
|
|
endmodule
|