2020-11-28 04:48:42 +01:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2022 Antmicro Ltd
|
2020-11-28 04:48:42 +01:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
2026-03-08 23:26:40 +01:00
|
|
|
class Cls #(
|
|
|
|
|
type PARAMB
|
|
|
|
|
);
|
2020-11-28 04:48:42 +01:00
|
|
|
endclass
|
|
|
|
|
|
2025-09-13 15:28:43 +02:00
|
|
|
module t;
|
2020-11-28 04:48:42 +01:00
|
|
|
|
2026-03-08 23:26:40 +01:00
|
|
|
Cls c; // Missing type param
|
2020-11-28 04:48:42 +01:00
|
|
|
|
|
|
|
|
endmodule
|