verilator/test_regress/t/t_class_null_bad.v

20 lines
443 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2020 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
class Cls;
2026-03-08 23:26:40 +01:00
int imembera;
endclass : Cls
module t;
2026-03-08 23:26:40 +01:00
Cls c;
initial begin
c = null; // Not really required as null is default
c.imembera = 10; // BAD IEEE 8.4
$write("*-* All Finished *-*\n");
$finish;
end
endmodule