2011-03-08 02:44:19 +01:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2020-03-21 16:24:24 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
|
|
|
// any use, without warranty, 2011 by Wilson Snyder.
|
|
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
2011-03-08 02:44:19 +01:00
|
|
|
|
2025-09-13 15:28:43 +02:00
|
|
|
module t;
|
2011-03-08 02:44:19 +01:00
|
|
|
sub sub ();
|
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
module sub #(parameter WIDTH=X, parameter X=WIDTH)
|
|
|
|
|
();
|
|
|
|
|
endmodule
|