verilator/test_regress/t/t_gen_missing_bad2.v

16 lines
373 B
Systemverilog
Raw Normal View History

2022-11-05 16:40:34 +01:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2012 Wilson Snyder
2022-11-05 16:40:34 +01:00
// SPDX-License-Identifier: CC0-1.0
module t;
2026-03-08 23:26:40 +01:00
if ($test$plusargs("BAD-non-constant")) begin
initial $stop;
end
case (1)
$test$plusargs("BAD-non-constant"): initial $stop;
endcase
2022-11-05 16:40:34 +01:00
endmodule