verilator/test_regress/t/t_enum_overlap_bad.v

21 lines
314 B
Systemverilog
Raw Normal View History

2009-12-27 14:29:55 +01:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2009 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
2009-12-27 14:29:55 +01:00
module t;
2009-12-27 14:29:55 +01:00
2026-03-08 23:26:40 +01:00
enum {
e0,
e1,
e2,
e1b = 1
} BAD1;
2009-12-27 14:29:55 +01:00
2026-03-08 23:26:40 +01:00
initial begin
$stop;
end
2009-12-27 14:29:55 +01:00
endmodule