verilator/test_regress/t/t_constraint_pure_missing_b...

17 lines
350 B
Systemverilog
Raw Normal View History

2024-11-09 18:05:26 +01:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2024 Wilson Snyder
2024-11-09 18:05:26 +01:00
// SPDX-License-Identifier: CC0-1.0
virtual class Base;
2026-03-08 23:26:40 +01:00
pure constraint raint;
2024-11-09 18:05:26 +01:00
endclass
class Cls extends Base;
2026-03-08 23:26:40 +01:00
// Bad: Missing 'constraint raint'
2024-11-09 18:05:26 +01:00
endclass
module t;
endmodule