2020-11-28 01:53:04 +01:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2019 Wilson Snyder
|
2020-11-28 01:53:04 +01:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
class VBase;
|
2026-03-08 23:26:40 +01:00
|
|
|
pure virtual task pure_task;
|
2020-11-28 01:53:04 +01:00
|
|
|
endclass
|