verilator/test_regress/t/t_class_ref_bad.v

18 lines
381 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2024 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
class ClsRight;
2026-03-08 23:26:40 +01:00
string m_s;
endclass
module t;
2026-03-08 23:26:40 +01:00
string s;
initial begin
// verilator lint_off PKGNODECL
s = ClsRigh::m_s; // Bad typo, issue #5475
end
endmodule