2024-09-21 00:26:23 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2024 Wilson Snyder
|
2024-09-21 00:26:23 +02:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
class ClsRight;
|
2026-03-08 23:26:40 +01:00
|
|
|
string m_s;
|
2024-09-21 00:26:23 +02:00
|
|
|
endclass
|
|
|
|
|
|
2025-09-13 15:28:43 +02:00
|
|
|
module t;
|
2026-03-08 23:26:40 +01:00
|
|
|
string s;
|
|
|
|
|
initial begin
|
|
|
|
|
// verilator lint_off PKGNODECL
|
|
|
|
|
s = ClsRigh::m_s; // Bad typo, issue #5475
|
|
|
|
|
end
|
2024-09-21 00:26:23 +02:00
|
|
|
endmodule
|