verilator/test_regress/t/t_disable_fork1.v

55 lines
973 B
Systemverilog
Raw Normal View History

2023-10-16 14:02:29 +02:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2023 Antmicro Ltd
2023-10-16 14:02:29 +02:00
// SPDX-License-Identifier: CC0-1.0
`define N 3
class Cls;
2026-03-08 23:26:40 +01:00
task runforks(integer n);
for (integer i = 0; i < n; i++)
fork
#1 $stop;
join_none
endtask
2023-10-16 14:02:29 +02:00
endclass
module t;
2026-03-08 23:26:40 +01:00
Cls cls = new;
initial begin
// run forks
for (integer i = 0; i < `N; i++)
fork
#1 $stop;
join_none
// run forks inside a method
cls.runforks(`N);
// run forks in forks
for (integer i = 0; i < `N; i++)
fork
for (integer j = 0; j < `N; j++)
fork
#1 $stop;
2023-10-16 14:02:29 +02:00
join_none
2026-03-08 23:26:40 +01:00
join_none
2023-10-16 14:02:29 +02:00
2026-03-08 23:26:40 +01:00
for (integer i = 0; i < `N; i++)
fork
2023-10-16 14:02:29 +02:00
cls.runforks(`N);
2026-03-08 23:26:40 +01:00
join_none
2023-10-16 14:02:29 +02:00
2026-03-08 23:26:40 +01:00
// kill them all
disable fork;
2023-10-16 14:02:29 +02:00
2026-03-08 23:26:40 +01:00
// check if we can still fork
fork
#2 $write("*-* All Finished *-*\n");
#3 $finish;
join_none
end
2023-10-16 14:02:29 +02:00
endmodule