2023-12-05 16:31:59 +01:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2023 Antmicro Ltd
|
2023-12-05 16:31:59 +01:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
virtual class VBase;
|
|
|
|
|
endclass
|
|
|
|
|
|
|
|
|
|
class Cls#(parameter type T = VBase);
|
|
|
|
|
T t;
|
|
|
|
|
function new;
|
|
|
|
|
t = new;
|
|
|
|
|
endfunction
|
|
|
|
|
endclass
|
|
|
|
|
|
|
|
|
|
virtual class ClsVirt#(parameter type T);
|
|
|
|
|
endclass
|
|
|
|
|
|
|
|
|
|
module t;
|
|
|
|
|
initial begin
|
2026-02-09 00:20:28 +01:00
|
|
|
automatic Cls c = new; // Error
|
|
|
|
|
automatic ClsVirt#(VBase) cv = new; // Error
|
2023-12-05 16:31:59 +01:00
|
|
|
$stop;
|
|
|
|
|
end
|
|
|
|
|
endmodule
|