10 lines
633 B
Plaintext
10 lines
633 B
Plaintext
|
%Warning-UNOPTFLAT: t/t_unoptflat_simple.v:15:15: Signal unoptimizable: Circular combinational logic: 't.x'
|
||
|
|
15 | wire [1:0] x = { x[0], clk };
|
||
|
|
| ^
|
||
|
|
... For warning description see https://verilator.org/warn/UNOPTFLAT?v=latest
|
||
|
|
... Use "/* verilator lint_off UNOPTFLAT */" and lint_on around source to disable this message.
|
||
|
|
t/t_unoptflat_simple.v:15:15: Example path: t.x
|
||
|
|
t/t_unoptflat_simple.v:15:17: Example path: ASSIGNW
|
||
|
|
t/t_unoptflat_simple.v:15:15: Example path: t.x
|
||
|
|
%Error: Exiting due to
|