2025-10-01 13:05:02 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
|
|
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
|
|
|
// without warranty, 2025 by Wilson Snyder.
|
|
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
`verilator_config
|
|
|
|
|
|
2025-10-22 08:58:39 +02:00
|
|
|
instrument -callback "instrument_var" -id 0 -target "top_module.a1.b1.out"
|
|
|
|
|
|
|
|
|
|
instrument -callback "instrument_var" -id 1 -target "top_module.a2.out"
|
