verilator/test_regress/t/t_class_param_extends2.v

43 lines
761 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2023 Antmicro Ltd
// SPDX-License-Identifier: CC0-1.0
2026-03-08 23:26:40 +01:00
class Foo #(
type T = bit
);
int x = $bits(T);
endclass
2026-03-08 23:26:40 +01:00
class Bar #(
type S = int
) extends Foo #(S);
endclass
typedef Bar#() bar_default_t;
class Baz;
2026-03-08 23:26:40 +01:00
Bar #(logic [7:0]) bar_string;
int bar_x;
function new;
bar_string = new;
bar_x = bar_string.x;
endfunction
endclass
typedef Baz baz_t;
module t;
2026-03-08 23:26:40 +01:00
initial begin
automatic bar_default_t bar_default = new;
automatic baz_t baz = new;
2026-03-08 23:26:40 +01:00
if (bar_default.x != 32) $stop;
if (baz.bar_x != 8) $stop;
2026-03-08 23:26:40 +01:00
$write("*-* All Finished *-*\n");
$finish;
end
endmodule