2020-04-05 15:30:23 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2020 Wilson Snyder
|
2020-04-05 15:30:23 +02:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
class Base1;
|
2026-03-08 23:26:40 +01:00
|
|
|
task meth1;
|
|
|
|
|
endtask
|
2020-04-05 15:30:23 +02:00
|
|
|
endclass
|
|
|
|
|
|
|
|
|
|
class Cls2 extends Base1;
|
2026-03-08 23:26:40 +01:00
|
|
|
task meth2;
|
|
|
|
|
endtask
|
2020-04-05 15:30:23 +02:00
|
|
|
endclass
|
|
|
|
|
|
2025-09-13 15:28:43 +02:00
|
|
|
module t;
|
2026-03-08 23:26:40 +01:00
|
|
|
initial begin
|
|
|
|
|
Cls2 c;
|
|
|
|
|
c.meth3(); // Not found
|
|
|
|
|
end
|
2020-04-05 15:30:23 +02:00
|
|
|
endmodule
|