verilator/test_regress/t/t_class_enum.v

24 lines
431 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2020 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
module t;
2026-03-08 23:26:40 +01:00
class Cls;
typedef enum {
A = 10,
B = 20,
C = 30
} en_t;
endclass
2026-03-08 23:26:40 +01:00
initial begin
Cls c;
if (c.A != 10) $stop;
$write("*-* All Finished *-*\n");
$finish;
end
endmodule