2022-08-16 03:56:09 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2026-01-27 02:24:34 +01:00
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
|
|
|
// SPDX-FileCopyrightText: 2022 Wilson Snyder
|
2022-08-16 03:56:09 +02:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
module t;
|
|
|
|
|
|
2026-03-08 23:26:40 +01:00
|
|
|
function automatic string broken_case(input string some_string);
|
|
|
|
|
case (some_string)
|
|
|
|
|
"alpha": return "alpha";
|
|
|
|
|
default: return "beta";
|
2022-08-16 03:56:09 +02:00
|
|
|
endcase
|
2026-03-08 23:26:40 +01:00
|
|
|
endfunction
|
2022-08-16 03:56:09 +02:00
|
|
|
|
2026-03-08 23:26:40 +01:00
|
|
|
initial begin
|
|
|
|
|
$display(broken_case("gamma"));
|
|
|
|
|
$write("*-* All Finished *-*\n");
|
|
|
|
|
$finish;
|
|
|
|
|
end
|
2022-08-16 03:56:09 +02:00
|
|
|
endmodule
|