2025-09-06 21:21:50 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
|
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
|
|
|
// any use, without warranty, 2025 by Antmicro.
|
|
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
|
|
|
|
package foo;
|
2025-12-21 03:46:43 +01:00
|
|
|
class bar #(
|
|
|
|
|
type T = int
|
|
|
|
|
);
|
|
|
|
|
endclass
|
|
|
|
|
endpackage
|
|
|
|
|
;
|
2025-09-06 21:21:50 +02:00
|
|
|
|
|
|
|
|
import foo::bar;
|