2023-04-01 16:50:27 +02:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
|
|
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
|
|
|
// any use, without warranty, 2023 by Wilson Snyder.
|
|
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
|
|
2025-09-13 15:28:43 +02:00
|
|
|
module t;
|
2023-04-01 16:50:27 +02:00
|
|
|
initial begin
|
|
|
|
|
randomize(1);
|
|
|
|
|
srandom(1);
|
|
|
|
|
end
|
|
|
|
|
endmodule
|
