2025-09-05 19:23:43 +02:00
|
|
|
#!/usr/bin/env python3
|
|
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
|
#
|
|
|
|
|
# Copyright 2025 by Wilson Snyder. This program is free software; you
|
|
|
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
|
|
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
|
|
|
# Version 2.0.
|
|
|
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
|
|
|
|
|
|
import vltest_bootstrap
|
|
|
|
|
|
|
|
|
|
test.scenarios('simulator')
|
|
|
|
|
|
|
|
|
|
test.compile(verilator_flags2=["--stats"])
|
|
|
|
|
|
|
|
|
|
if test.vlt_all:
|
2025-09-19 15:36:57 +02:00
|
|
|
test.file_grep(test.stats, r'Optimizations, deadified FTasks\s+(\d+)', 6)
|
2025-09-05 19:23:43 +02:00
|
|
|
|
|
|
|
|
test.execute()
|
|
|
|
|
|
|
|
|
|
test.passes()
|
