verilator/test_regress/t/t_hier_block_struct.py

21 lines
591 B
Python
Raw Normal View History

2024-09-08 19:00:03 +02:00
#!/usr/bin/env python3
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
2024-01-01 09:19:59 +01:00
# Copyright 2024 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
2024-09-08 19:00:03 +02:00
import vltest_bootstrap
2024-09-08 19:00:03 +02:00
test.scenarios('simulator')
2024-09-08 19:00:03 +02:00
test.compile(verilator_flags2=['--hierarchical'])
2024-09-08 19:00:03 +02:00
test.execute()
test.file_grep(test.obj_dir + "/VTest/Test.sv", r'^module\s+(\S+)\s+', "Test")
test.passes()