verilator/test_regress/t/t_module_class_static_method.v

25 lines
447 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2020 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
//
module t;
2026-03-10 02:38:29 +01:00
class Cls;
2026-03-10 02:38:29 +01:00
static function int static_task();
return 42;
endfunction
2026-03-10 02:38:29 +01:00
endclass : Cls
2026-03-10 02:38:29 +01:00
initial begin
if (Cls::static_task() != 42) $stop;
$write("*-* All Finished *-*\n");
$finish;
end
endmodule