verilator/test_regress/t/t_detectarray_2.v

37 lines
632 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Simple test of unoptflat
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2013 Jeremy Bennett
// SPDX-License-Identifier: CC0-1.0
localparam ID_MSB = 1;
2026-03-08 23:26:40 +01:00
module t (
input clk
);
2026-03-08 23:26:40 +01:00
typedef struct packed {logic [1:0] id;} context_t;
2026-03-08 23:26:40 +01:00
context_t tsb;
2026-03-08 23:26:40 +01:00
assign tsb.id = {tsb.id[0], clk};
2026-03-08 23:26:40 +01:00
initial begin
tsb.id = 0;
end
2026-03-08 23:26:40 +01:00
always @(posedge clk or negedge clk) begin
`ifdef TEST_VERBOSE
2026-03-08 23:26:40 +01:00
$write("tsb.id = %x\n", tsb.id);
`endif
2026-03-08 23:26:40 +01:00
if (tsb.id[1] != 0) begin
$write("*-* All Finished *-*\n");
$finish;
end
end
endmodule