Logo
Explore Help
Sign In
luke/sv2v
Watch 1
Star 0
Fork 0
mirror of https://github.com/zachjs/sv2v.git synced 2026-09-02 10:27:21 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
ebd7ae67b18879e8a23363097b3b2da1599291d5
sv2v/Language
T
History
Zachary Snow ebd7ae67b1 hacky, preliminary support for port declarations in module header
2019-02-09 17:35:31 -05:00
..
SystemVerilog
hacky, preliminary support for port declarations in module header
2019-02-09 17:35:31 -05:00
SystemVerilog.hs
Refactor project setup for our purposes
2019-02-08 00:19:39 -05:00
Powered by Gitea Version: 1.27.2 Page: 108ms Template: 1ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API