sv2v/test/core/subroutine.v

8 lines
158 B
Verilog

module top;
`define TEST(subroutine) \
initial repeat (4) $display(`"subroutine()`");
`TEST(dump)
`TEST(P::dump)
`TEST(C#(1)::dump)
endmodule