sv2v/test/core/struct_tern.v

6 lines
124 B
Verilog

module Example(flag, out);
output wire [1:0] out;
input wire flag;
assign out = flag ? 2'b10 : 2'b11;
endmodule