mirror of https://github.com/zachjs/sv2v.git
6 lines
124 B
Verilog
6 lines
124 B
Verilog
|
module Example(flag, out);
|
||
|
|
output wire [1:0] out;
|
||
|
|
input wire flag;
|
||
|
|
assign out = flag ? 2'b10 : 2'b11;
|
||
|
|
endmodule
|