This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
sv2v
mirror of
https://github.com/zachjs/sv2v.git
Watch
1
Star
0
Fork
You've already forked sv2v
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
d335d2ff25
sv2v
/
test
/
core
/
struct_default.v
5 lines
99 B
Verilog
Raw
Blame
History
module
top
;
reg
[
1
:
0
]
foo
=
{
1
'b1
,
1
'b0
}
;
initial
$display
(
foo
,
foo
[
1
]
,
foo
[
0
]
)
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink