mirror of https://github.com/zachjs/sv2v.git
5 lines
99 B
Verilog
5 lines
99 B
Verilog
|
module top;
|
||
|
|
reg [1:0] foo = {1'b1, 1'b0};
|
||
|
|
initial $display(foo, foo[1], foo[0]);
|
||
|
|
endmodule
|