sv2v/test/core/simplify_func.v

7 lines
147 B
Verilog

module top;
localparam L0 = 0;
localparam L1 = L0;
localparam L2 = $clog2(L1);
initial $display("%b %b %b", L0, L1, L2);
endmodule