luke
/
sv2v
mirror of https://github.com/zachjs/sv2v.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
sv2v/test/core/package_param_tb.v

6 lines
86 B
Verilog
Raw Blame History

module top;
Example e1();
Example #(8) e2();
Example #(9) e3();
endmodule
Reference in New Issue View Git Blame Copy Permalink